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Abstract—In this paper, a simulation and hardware imple-
mentation of a data link layer for 100 Gb/s terahertz wireless
communications is presented. In this solution the overhead of
protocols and coding should be reduced to a minimum. This
is especially important for high-speed networks, where a small
degradation of efficiency will lower the user data throughput
by several gigabytes per second. The following aspects are
explained: an acknowledge frame compression, the optimal
frame segmentation and aggregation, Reed-Solomon forward
error correction, an algorithm to control the transmitted data
redundancy (link adaptation), and FPGA implementation of
a demonstrator. The most important conclusion is that chang-
ing the segment size influences the uncoded transmissions
mostly, and the FPGA memory footprint can be significantly
reduced when the hybrid automatic repeat request type II is
replaced by the type I with a link adaptation. Additionally,
an algorithm for controlling the Reed-Solomon redundancy
is presented. Hardware implementation is demonstrated, and
the device achieves net data rate of 97 Gb/s.
Keywords—ARQ, FEC, frame aggregation, HARQ, link adap-
tation, Reed-Solomon FEC, segmentation.
1. Introduction
Within the last two years, a few new approaches for
100 Gb/s wireless communication have been proposed. Re-
search on physical transceivers and baseband processing
changed the state of the art in the targeted area. Compo-
nents required to modulate the 100 Gb/s wireless signal in
the terahertz band are close to release in engineering sam-
ples. In [1] a 100 Gb/s baseband signal has been sent over
a 237.5 GHz link. Similar results are shown in [2]. More
teraherz (THz) communication activity on the physical layer
is documented in [3]–[6]. In this paper, a data link layer for
a wireless 100 Gb/s system is proposed. The designed so-
lution is 14 times faster than the state-of-the-art 802.11ac
(5 GHz) and 802.11ad (60 GHz) WLANs shown in [7].
Even if the achievement in 100 Gb/s wireless communica-
tion is impressive, the PHY circuit, baseband processing,
and data link layer have not been integrated yet. To the
authors best knowledge, the fully functional data link layer
dedicated for 100 Gb/s wireless THz application has not
been shown yet.
2. Related Work
Many research efforts have been addressed to highly effi-
cient wireless protocols. A data link layer goodput anal-
ysis is a very popular topic, especially for WLAN. Pre-
sented methodology for frame segmentation is very simi-
lar to efforts presented by T. Li et al. in [8], where seg-
mentation is deeply investigated. Li proves that a frame
fragmentation may increase protocol efficiency. There are
many authors, who publish papers similar work, for ex-
ample [9]–[11]. They consider possible improvements for
the WLANs, mostly by using fragmentation and aggrega-
tion. The main difference is that in this paper, authors
are strongly focused on ad hoc connections for short dis-
tances with the highest possible efficiency (over 95%), and
100 Gb/s data rate.
Another deeply investigated topic is an automatic repeat
request (ARQ). Similar work can be found in [12], [13], but
this work focused on the ARQ concatenated with forward
error correcting codes (FEC) [14]. Such technique is called
hybrid-ARQ (HARQ) [15].
There are only a few wireless transceivers working at high-
speed data rates. For example, paper [16] introduces a sys-
tem for wireless communication working at the 60 GHz
band. However, the supported data rate of 4 Gb/s is still
much lower than authors’ goal: 100 Gb/s wireless commu-
nication. The core task of this paper is to test adaptation
algorithms for forward error correction. This allows con-
trolling the redundant data in view of the channel quality.
3. Work Details
In this section, authors explain how the results are gener-
ated. Next, the employed simulation environment and the
emulated wireless channel are explained. After that, all
implemented techniques used in the research are described.
At the end, the FPGA prototype is presented.
3.1. Simulation Model
The Matlab simulations of the planned system were per-
formed, before the real demonstrator was implemented.
The simulations are using the same algorithms to the
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solutions implemented in the hardware. The field pro-
grammable gate arrays (FPGAs) are used for the final
demonstrator.
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Fig. 1. A Matlab model is used to generate transmission statistics.
The receiver uses an acknowledge generator to build the ACK-
frame. The transmitter uses the frame for retransmissions and
statistic calculations.
Figure 1 explains the simulation model. Two devices are
communicating by an emulated wireless channel. They are
exchanging data frames (the data path) and confirmation
messages (the acknowledge path). Every successfully re-
ceived data frame is confirmed by the receiver device (RX).
That makes the data exchange process reliable, because the
transmitter (TX) can repeat all lost frames. This process is
called an automatic repeat request (ARQ). The core func-
tion of the ARQ process is generation of the acknowledge
frame (ACK) and sending it to the transmitter device. Addi-
tionally, the TX device can calculate communication statis-
tics. Such a mechanism allows estimating the efficiency of
the implemented algorithm.
3.2. Wireless Channel Emulation
In this subsection, the implementation of the wireless chan-
nel used in the simulation (according to Fig. 1) is intro-
duced. Such a two state Markov chain for errors emula-
tion are used, because this solution requires two transition
statistics, which defines the channel. The probabilities of
the transition define a bit error rate and error length in
bits. It does not use any physical aspects of the wireless
transmission. For testing the data link layer it is acceptable,
because only the characteristic and distribution of the errors
are necessary. The cause is unimportant, until the param-
eters describe the channel moreover correctly. A detailed
description of the Markov chain can be found in [11].
3.3. Frame Segmentation and Aggregation
A frame size and a bit error rate (BER) have a significant
impact on the wireless communication efficiency. When
the payload is longer in the frame, then less overhead is
generated by the headers and checksums. Transmission is
more efficient. Unfortunately, long frames are more vul-
nerable to transmission errors. This is explained in Fig. 2.
If the frames become longer, then the probability that some
bits in the frame will be corrupted is higher. The frame
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Fig. 2. A frame error rate in view of the frame size. If frame is
longer, then higher is the probability that an error will occur dur-
ing the transmission and the frame will be lost. Due to this aspect,
shorter frames are preferred in a noisy wireless environment.
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Fig. 3. An example of segmentation for a frame payload. The
example payload is chopped to four segments of equal length.
The shorter segments are more efficient during a transmission in
a noisy channel.
can be split to independent segments, to improve the ro-
bustness and the communication efficiency. The splitting
process is explained in Fig. 3. In the example, a single 4 KB
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Fig. 4. An explanation how the segmented frame can improve
the total efficiency: (a) classical frame, (b) frame with subframes.
In a case of bit errors in a classical frame, the whole payload has
to be retransmitted. If the segmented frame is used, then only
invalid data part is rejected and there is no need to retransmit the
whole frame, but just only the defected segment.
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frame is split to four 1 KB segments. Now, the individual
segments are acting like subframes (frame fragmentation).
Every segment is using an individual header and checksum,
but the preamble is shared (frame aggregation). It means
that the errors in one segment do not influence the payload
in the other segments. That improves the communication
efficiency (Fig. 4). In case of a bit error, only the defected
part must be repeated but not the complete frame. In this
case, the default frame size is 64 KB, and is segmented to
64 fragments. In a single ARQ session 64 frames are trans-
ported (4 MB). The FPGA implementation allows changing
the frame settings in the fly, and only the on-chip memory
buffers are limiting the flexibility of the frame format.
3.4. Automatic Repeat Request Process
As was already mentioned, the TX and RX devices are
working in a closed feedback loop. This loop is called
ARQ. Every frame sent by the TX device is locally copied
to the TX ARQ buffer (Fig. 5). If the RX will not acknowl-
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Frame 1
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Frame 3
Frame 3
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Del 1,2,4
Ack 1,2,4
Ack 3
Del 3
Read 3
Fig. 5. An automatic repeat request process (ARQ). All transmit-
ted frames are copied to the temporary TX ARQ buffer. If any
frame will be lost during the transmission, then the transmitter
reads the lost data from the buffer and starts the retransmission.
edge all of the sent frames, then the TX reads the lost frame
from the buffer and makes retransmission. The retransmis-
sion process repeats until the positive ACK for the frame
is received. If the ACK frame is lost, then the transmitter
sends an ACK-request frame after a predefined timeout. In
this case, this procedure have been adopted to proposed
implementation. Instead of acknowledging of full frames,
every single segment (subframe) is acknowledged. It means
that the ARQ process works on frame fragments but not on
full-frames. For designed FPGA prototype, an additional
future is used. The implementation uses a zero-copy ap-
proach. The transmitted data is not copied to a dedicated
buffer, but a pointer to a memory segment is requested
from a higher layer in a case of retransmission. This saves
energy and reduces memory footprint for the FPGA.
3.5. Forward Error Correction
The FEC algorithms are reducing the number of retransmit-
ted frames in the ARQ process. That significantly improves
the transmission efficiency. The transmitter is sending the
data with some redundant bytes. In this work, the Reed-
Solomon (RS) codes are used, because of relatively high
throughput. Due to many complicated aspects, the detailed
introduction to FEC is omitted in this work, and in-depth
details can be found in [18], [19]. The authors will just
explain how the RS is building the blocks. It is impor-
tant to understand results of our paper. In the simulation
three RS flavors are used: RS(255, 249), RS(255, 239),
and RS(255, 223). The numbers are defining the RS block
size (255 bytes in this case) and the payload size (249, 239
or 223 bytes). It means that the redundant information
is 6, 16, or 32 bytes long. This is explained in Fig. 6.
The redundant bytes are used for error corrections. If more
redundant data is produced, then more error symbols can
be corrected. The RS(255, 249) can correct up to 3 bytes
in the block, RS(255, 239) 8 bytes, and the RS(255, 223)
16 bytes [18]. The aim is to find a trade-off between the re-
dundancy and the payload, so the transmission process is ef-
ficient. The VHDL implemented FEC engine for the FPGA
is more flexible, and more RS flavors is available. The im-
plemented FPGA FEC engine is supporting any coding in
a range of 2–18 redundancy bytes per a single RS block.
It means that the following coding schemes are supported:
(255, 237), (255, 239), (255, 241), (255, 243), (255, 245),
(255, 247), (255, 249), (255, 251), and (255, 253). Cod-
ing can be adjusted on the fly, and this feature is used
by the proposed adaptation algorithm to choose the opti-
mal coding for the current wireless channel condition. In
presented case, the higher coding granularity improves the
overall performance.
RS(255, 249)
RS(255, 239)
RS(255, 223)
249 bytes
239 bytes
223 bytes
Payload Redundancy
Redundancy
Redundancy
6 b
16 b
32 bytes
Fig. 6. The Reed-Solomon (RS) blocks. The algorithm is build-
ing the blocks of size of 255 bytes in presented case. The redun-
dancy is adjustable. If more redundancy bytes are used, then less
payload is carried by the segments. More redundancy bytes allow
correcting more errors after the transmission.
The RS calculation is the most calculation demanding op-
eration performed in the FPGA logic. The encoders and
decoders occupy 55% of the FPGA logic resources. To
support the targeted 100 Gb/s stream, eighty encoders and
eighty decoders are in use.
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3.6. Hybrid ARQ
Any combination of the ARQ and FEC is called Hybrid-
ARQ (HARQ). Two mainly investigated in the paper
HARQ methods are HARQ type I and II. The HARQ-I
adds error detection code and FEC to every packet at every
condition. The HARQ-II sends the FEC data during the re-
transmission only. In such a case, the error correction data
is not overloading the link during the regular transmission
(Figs. 7 and 8). This can introduce some improvements in
efficiency. We answer in the next paragraph, which strat-
egy is better for our protocol. A detailed description of the
HARQ-I and II can be found in [18] and [20].
TX RX
FEC
FEC
Data
Data
Frame transmission:
Frame transmission:
NACK: frame lost
ACK: frame OK
Run FEC algorithm,
check CRC,
if error detected,
discard the frame,
send NACK.
Run FEC algorithm,
check CRC,
if frame OK,
send ACK.
Fig. 7. The HARQ-I scheme. The transmitter always sends the
frame with a forward error correction data. The retransmitted
frame is a mirror copy of the original frame.
TX RX
Data
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Frame transmission:
FEC transmission:
NACK: frame lost
ACK: frame OK
CRC not match,
error detected,
write the frame to memory,
send NACK.
Read the frame from memory,
fix the frame,
recheck the CRC,
CRC match,
send ACK
Fig. 8. The HARQ-II scheme. The transmitter usually sends the
frame without forward error correction data. The standard frame
is not extended by the FEC field. In a case when the frame is lost,
then the transmitter sends the FEC only. The frame data is not
retransmitted. The HARQ-II reduces the retransmission overhead
in compare to the HARQ-I.
3.7. FPGA Demonstrator
The hardware demonstrator consists of two hardware boards
(Fig. 9). The Tilera server is a dedicated 72 cores proces-
sor employed for frames segmentation and fast memory
access. The FPGA is a calculation coprocessor supporting
CRC, FEC calculations, and frames aggregation. The main
state machine responsible for data link layer is run on the
Tilera server. The FPGAs and sever are connected with
10 Gb/s Ethernet optical fiber. For now, the architecture
supports up to 80 Gb/s with two FPGA boards (interfaces
FPGA 0
FPGA 1
Tilera
server
To baseband
Fig. 9. The demonstrator overview.
constraints). Generally, the Virtex 7 FPGA can process up
to 100 Gb/s in a back-to-back connection (Fig. 10). The
baseband processor is not finished yet. Thus, authors can
test the processor only in a loopback mode. A single, log-
ical FPGA processing pipeline (lane) is shown in Fig. 11.
Fig. 10. The FPGA demonstrator.
Ethernet
input
Ethernet
output
CRC
calc.
Parallel
FEC
calc.
Fig. 11. A single processing lane (logical pipeline).
3.8. Parallel FPGA Processing
There is no possibility to process the 100 Gb/s stream
in a single processing pipeline (lane) [14]. Even if one
of the fastest FPGA developments kit is used, the stream
processing have to be divided and calculated in parallel.
For that purpose, a parallel calculation array is imple-
mented. The array calculates 640 bits @ 156.25 MHz. In-
ternally the 640-bits-word is organized in ten sub-words
processed by ten calculation lanes (Fig. 12). Every lane
runs at 10 Gb/s, and is connected to two 10 Gb/s Ether-
net ports (data input and data output). Such a processor
uses 294115 lookup-tables and 239019 flip-flops. It is
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Lane-9 Lane-9
Lane-1 Lane-1
Lane-0 Lane-0
RS-0
RS-0
RS-0
RS-7
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Fig. 12. The parallel FEC calculation array implemented in the
FPGA logic.
respectively 65% and 27% of the total resources avail-
able in the Virtex 7-690T FPGA. The slices occupation is
equal to 80%.
4. Results
4.1. Transmission Limiting Factors
The authors have performed transmission experiments and
recorded the most important parameters (the overall effi-
ciency, the percentage of successfully received segments,
the percentage of successfully received frame headers, the
total number of acknowledge frames, the number of time-
outs, and the total number of physical layer turnarounds).
That allows to investigate, which factors reduce through-
put in test system. Additionally, the retransmission seg-
ment size can be adjusted in a range of 32 to 65536 bytes.
A following assumption can be done after analysis of the
results. The ACK-frame has to be as short as it is possi-
ble and always encoded with robust coding. Practically it
means that the ACK-frame should be encoded with a code
rate lower that the code rate of the data segments (a lower
code rate means improved error correction). This reduces
the total number of lost ACK-frames, timeouts, and PHY
turnarounds. After that, only the loss of the data segments
limits the throughput. Intensive FEC coding and segmenta-
tion for the data segments makes no sense without improved
reliability of the ACK-frame. Figures 13 and 14 demon-
strate the used methodology for uncoded and encoded trans-
missions. In both cases the throughput is limited by lose
of the data segments but not by the ACK-frames. The total
number of timeouts and the PHY turnarounds are relatively
low during the simulation.
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Fig. 13. Limiting factors of the transmission. The data segments
are uncoded. The frame headers are delivered with a relatively low
error rate. The goodput is limited by lose of the data segments.
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Fig. 14. Limiting factors of the transmission. The data segments
are coded with RS(255, 223). The error rate of the data segment is
strongly reduced as compared to uncoded transmission simulation.
The ACK-frame length is depended from the total number
of successfully received segments in a single ARQ session
(positive acknowledgment). If the data frame segmentation
is increased, then many small parts have to be sent and
acknowledged. That increases the ACK-frame size. Unfor-
tunately, too long ACK-frames cannot be delivered errorless
and are limiting the throughput. Instead of the efficiency
improvement, degradation is observed. The ideal solution
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is to keep the ACK-frame size smaller than the size of the
data segment. An ACK-frame compression is needed to
achieve that in our case. The three solutions were consid-
ered: a bit map coding, and two versions of a sequence
number range coding. A single uint16 value and a bit map
are sent in the bit map scheme. The uint16 value defines
the first acknowledged segment number, and the bit map
defines all next values. The bit position defines an offset
and the bit value defines if the segment is acknowledged
or not.
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Fig. 15. The maximal ACK-frame sizes during the simula-
tion. Three types of the ACK-frame compression methods are
presented. The compressed ACK-frame is significantly shorter
and is much more robust during the transmission.
The second and third methods send only a range of ad-
dresses of the acknowledged segments. In some cases that
may lead to an extended frame size. All three methods
were investigated, and the results are shown in Fig. 15.
4.2. Optimal Segment Size
If the problem of the disadvantageous ACK-frame size is re-
duced, then additional improvements for the data segments
can be done. First of all, the influence of the segment size
is considered. By reducing the segment size, the efficiency
can be improved on “bad” channels. From the other side,
more segments have to be sent to transmit the same data.
Every segment is equipped with an individual header and
checksum. This induces overhead. Additionally, enabling
the FEC introduces some additional issues. This happens
because block codes are used (in this case the RS block size
is equal to 255 bytes). This introduces additional indirect-
segmenting. The errors in each RS block are corrected
individually, and each RS block acts like an independent
sub-segment. In Fig. 16 the data segment size is investi-
gated. It can be observed that the optimal segment size for
error rates below 10−6 is in the range of 2 to 4 KB (16 to
32 segments for a 64 KB frame size). When the error rate
increases, then the segment size should be reduced. Five
hundred and more segments are required for links with an
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Fig. 16. The data link layer efficiency vs. the data segment size
vs. an error rate. The data segments are uncoded. If the error
rate increases, then smaller segments are preferred.
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Fig. 17. The data link layer efficiency vs. the data segment
size vs.an error rate. The data segments are coded with the
RS(255, 223). The RS encoded frames are less sensitive to the
segment size that the uncoded frames.
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Fig. 18. The data link layer efficiency vs. the data segment size
vs. an error rate. The uncoded and RS coded transmissions are
plotted in one figure. The RS encoded frames are less sensitive
to the segment size than the uncoded frames.
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error rate higher than 10−5. It means that the transmis-
sion without coding is very sensitive to the segment size.
Dynamic change of this parameter can introduce some sig-
nificant improvements to the efficiency. Slightly different
situation can be observed, when RS coding is used. This
situation is shown in Fig. 17. The transmission with RS
coding is less sensitive to the segment size. That means
that, advantages of the variable segment size can be reduced
after enabling the coding. In presented FPGA demonstra-
tor, the implementation of this feature in the first iteration is
omitted. Authors presume that the block-FEC can be a good
substitute of the variable segment size. To get better feel-
ing of this observation, more simulations were performed
(Fig. 18). The improvement of the variable segment size
for the RS-coded transmissions is marginal.
4.3. Dynamic FEC Redundancy
In this subsection, a dynamic algorithm to find a trade-off
between the FEC coding and the demanded error correc-
tion performance is proposed. The algorithm analyses the
number of successfully delivered data segments and the
number of corrected errors in the RS blocks. If the effi-
ciency is degraded by loses of the data segments, then the
algorithm increases the FEC coding. This solution is un-
complicated, but it is important to define a threshold, when
the FEC mode should be changed. In this paper, the thresh-
olds are set to 249/255 ≈ 97.6%, 239/255≈ 93.7%, and
223/255≈ 87.5%. If the data delivery efficiency is below
the given values, then the corresponding RS code is used.
It tries to find a compromise between the RS overhead and
the rate of the lost segments. The thresholds correspond to
the code rates and define upper bounding of the goodput.
In this solution, an error statistics of all decoded RS blocks
are calculated, and all corrupted segments are categorized
to some groups. Every error category can be corrected by
a different RS code. If the statistic is known, then the best
RS code can be chosen for all future transmissions. Re-
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Fig. 19. The dynamic FEC algorithm results. The probability
P(C) is equal to 0.5. The adaptive algorithm chooses the optimal
coding and maximizes the goodput.
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Fig. 20. An example characteristic used for evaluation of adap-
tive algorithms. The error rate is a permutation in a range of
[10−7; 10−2].
sults of the algorithm are shown in Fig. 19. It may happen
that the channel changes so rapidly that this solution will
work too slowly. To minimize this factor, HARQ-II can
be applied. After that, any mistake of the adaption algo-
rithm can be corrected by the FEC data sent in the next
ARQ session. An additional simulation was performed to
test how the algorithm performs in rapidly changing en-
vironment (Fig. 20). Results of this simulation are pre-
sented in Table 1. Nine algorithms were tested. The best
performance is achieved by using adaptive redundancy with
the HARQ-I scheme. This algorithm is relatively easy to
implement in the FPGA hardware. The HARQ-II scheme
is giving similar results, but the complexity of the HARQ-
II is higher. The HARQ-I algorithm achieves also quite
high efficiency. It is possible to improve the switching
logic in the future. For example, a proportional-integral-
derivative (PID) or a fuzzy logic controller can be em-
ployed. These controllers can rely not only on the instan-
taneous value, but can track more parameters on a longer
period.
Table 1
Different algorithms vs. the rapidly changing
channel (Fig. 20)
Algorithm
Average Peak
efficiency [%] efficiency [%]
No coding (ARQ) 54.72 98.47
RS(255, 249) (HARQ I) 74.69 96.23
RS(255, 239) (HARQ I) 79.84 92.43
RS(255, 223) (HARQ I) 79.19 86.20
Adaptive RS(HARQ I) 79.66 98.33
HARQ II with RS(255, 223) 74.82 98.33
Adaptive RS with HARQ II 79.57 98.13
Adaptive RS (modified) 83.05 96.28
Adaptive RS with HARQ II
82.46 96.10
(modified)
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4.4. Performance of the FPGA Implementation
The back-to-back connected FPGAs and the implemented
wireless channel emulator are used to test the algorithms in
a real hardware. Presented FPGA-implementation accepts
a BER up to 2 · 10−3. Above this value, the RS engine
cannot fix errors in the stream, and the performance rapidly
drops. In some cases, the wireless channel may produce
BER higher than 2 ·10−3. The hardware-implemented data
link layer cannot operate in such conditions, and the device
will lose the link. To improve the error correction results,
an extended version of FEC engine is proposed.
In the simulation, the authors presume that the engine
must support at least the RS(255, 223) with code rate
R ≈ 0.875. The used RS VHDL-implementation cannot
support a lower coding than the RS(255, 237) with code
rate R≈ 0.929. Thus, the achieved FPGA results are worse
than simulated. There is a possibility to use shortened RS
codes to decrease the code rate of the produced stream.
That is the easiest approach to deal with the problem. The
second solution is to redesign the implemented RS en-
tity, that it can natively support the RS(255, 223) [21].
The both approaches are compared in terms of consumed
logic area (Fig. 21) and error correction performance
(Figs. 22 and 23).
The implementation of the RS(127, 109, 8-bit symbol)
is realized by shortening the RS(255, 237) by remov-
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Fig. 21. Consumed logic area by the proposed solutions.
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Fig. 23. Simulated throughput of the FPGA demonstrator with
the improved FEC engine.
ing 128 symbols from the message part of the codeword.
Practically, it is achieved by using two hardware entities
of the default code, and by multiplexing/switching the
data input and output interfaces (Fig. 24). Every coder
calculates half of the data block, and the rest of the symbols
are filled with zeroes.
Data in Data out
RS(255, 237)
RS(255, 237)
Fig. 24. Implemented code shortening.
The RS(59, 41, 8-bit symbol) is a shortened version of the
RS(255, 237) by removing 196 data symbols. Practically
those are four calculation entities switched four times dur-
ing a single codeword coding. These uncomplicated opera-
tions improve the error correction performance without any
significant system complications. Especially, the resources
used for implementation of the RS(255, 223) can be re-
duced by around 33%, when the coding is replaced with the
proposed RS(127, 109). This simplification causes a small
loss of the error correction performance. The redundancy
symbols are spread more uniformly over the frame and the
redundancy cannot be used as flexible as during processing
of the full-length codewords. The error correction process
is focused on shorter blocks, and some of the redundant
information is not used efficiently.
5. Future Work
We experiment with interleaving and multiplexing matrixes
to increase error correction performance of our implemen-
tation (Fig. 25). The assumption is to improve decoding
performance of the RS(255, 239) and to achieve error
correction performance similar to the RS(255, 223). The
proposed decoder must be mathematically analysed and
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Fig. 25. Experimental RS decoder.
it have to be proven, that the proposed structure requires
less calculation operations than the RS(255, 223). Up to
now, achieved results are disappointing. The solution is
inefficient against single, uniformly distributed bit errors
(e.g. AWGN channel). In such a case, authors cannot tune
the structure to get any optimistic results. Usually, more
power than a single RS(255, 239) decoder is consumed,
and the increase of the error correction performance is
marginal.
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Fig. 26. Example error characteristic.
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Fig. 27. Error correction results of the proposed decoder.
Better results are achieved if the structure is run against
burst errors. In Fig. 26, an example error characteristic is
presented. The proposed characteristic to test presented
structure (Fig. 27) is used. The solution achieves very
good BER performance, but this is not the most impor-
tant statistic. Number of bit errors in individual blocks is
significantly reduced, but the total number of fully recov-
ered blocks is lower than after the RS(255, 223) decoding
(Fig. 28).
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Fig. 28. Block correction results of the proposed decoder.
An additional disadvantage is that the M and N matrixes
(Fig. 25) are dependent from the error characteristic, and
are not universal for all burst error lengths. If the length of
the typical error produced by a channel is changing, then
also the matrixes have to be adopted.
The proposed scheme can be run iteratively. Authors do
not consider an iterative mode of operation due to energy
consumption and latency. For now, the presented solu-
tion cannot be considered as a substitute of the typical RS
decoder.
6. Conclusion
In the paper, three major aspects of the 100 Gb/s data link
layer are explained. Firstly, the limiting factors of the im-
plementation are analyzed. The data link layer robustness
is improved after introducing the ACK-frame compression
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Fig. 29. Performance of the FPGA implementation in view of
a bit error rate.
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and coding. This reduces the total number of timeouts in
the system simulation. After that, the data segmentation
can be investigated. The most important observation is
that the segmentation has more influence on the uncoded
transmissions, than for the transmissions coded with the
RS block codes. Because of this reason, authors skip the
implementation of a variable segment size in the first itera-
tion. Instead of it, authors focus on the FEC algorithms and
a solution to manage the FEC overhead against the trans-
mission requirements. The goal is to use as little overhead
as possible and maximize the efficiency.
Link adaptation used with the HARQ-I simplifies the FPGA
design, and it is a good substitute of the more complicated
HARQ-II method. That allows removing buffers from the
design, due to the fact that broken frames do not have to
be buffered.
All presented results are validated on the Xilinx VC709
Virtex 7 FPGA platform. The implementation supports
a net data rate of 97 Gb/s on the real FPGA-hardware
(Fig. 29).
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